Stéphane Lesimple
9383287fc6
chore: delete FAQ.md from ./ in test-build (moved to doc/ in test)
2026-04-08 20:18:32 +00:00
Stéphane Lesimple
a20641fbad
fix: handle non-numeric ARM CPU architecture values
...
Some old ARM processors (e.g., ARM926EJ-S) report CPU architecture
with suffix in /proc/cpuinfo (e.g., "5TEJ" for ARMv5TEJ).
This caused an "integer expression expected" error when comparing
against numeric values. Extract the numeric prefix before integer comparisons.
Fixes #505 .
2026-01-25 12:57:41 +01:00
Stéphane Lesimple
d550ea8c85
fix: harmless 'dmesg: write error' that could happen on some systems
...
Fixes #519 .
2026-01-25 11:53:13 +01:00
Stéphane Lesimple
8e33a1dbf2
fix: set cpu_* vars to a default value
...
On ARM64 systems, /proc/cpuinfo uses different field names (CPU implementer,
CPU variant, CPU part, CPU revision) instead of x86-style fields (cpu family,
model, stepping). This left these variables empty, causing printf to fail
with 'invalid number' errors when formatting them as hex values.
Fixes #520 .
2026-01-25 11:38:50 +01:00
Stéphane Lesimple
72bce72fe8
chore: really fix autoupdate workflow to avoid useless PRs
2025-10-31 19:53:59 +01:00
Stéphane Lesimple
5f18e67f6f
chore: fix autoupdate workflow
2025-10-30 23:57:05 +01:00
Stéphane Lesimple
ee4cfd00b8
chore: add autoupdate workflow for fwdb
2025-10-25 20:48:38 +02:00
Stéphane Lesimple
c2c60e0161
chore: fix recent shellcheck warnings
2025-10-25 20:48:38 +02:00
Stéphane Lesimple
34c6095912
fix: Linux 6.9+ changed some config options names ( #490 )
...
Issue #490 is about retpoline but other options have also changed,
as reported by a comment on the issue, this commit fixes these
other options:
Breno Leitao (10):
x86/bugs: Rename CONFIG_GDS_FORCE_MITIGATION => CONFIG_MITIGATION_GDS_FORCE
x86/bugs: Rename CONFIG_CPU_IBPB_ENTRY => CONFIG_MITIGATION_IBPB_ENTRY
x86/bugs: Rename CONFIG_CALL_DEPTH_TRACKING => CONFIG_MITIGATION_CALL_DEPTH_TRACKING
x86/bugs: Rename CONFIG_PAGE_TABLE_ISOLATION => CONFIG_MITIGATION_PAGE_TABLE_ISOLATION
x86/bugs: Rename CONFIG_RETPOLINE => CONFIG_MITIGATION_RETPOLINE
x86/bugs: Rename CONFIG_SLS => CONFIG_MITIGATION_SLS
x86/bugs: Rename CONFIG_CPU_UNRET_ENTRY => CONFIG_MITIGATION_UNRET_ENTRY
x86/bugs: Rename CONFIG_CPU_IBRS_ENTRY => CONFIG_MITIGATION_IBRS_ENTRY
x86/bugs: Rename CONFIG_CPU_SRSO => CONFIG_MITIGATION_SRSO
x86/bugs: Rename CONFIG_RETHUNK => CONFIG_MITIGATION_RETHUNK
2024-08-04 15:15:45 +02:00
Stéphane Lesimple
e806e4bc41
chore: docker compose v2
...
The `docker-compose` command has been replaced by `docker compose`.
The "version" tag has also been deprecated in docker-compose.yml.
2024-08-04 13:53:36 +02:00
Stéphane Lesimple
bd0c7c94b5
fix: typo introduced by #483 , fixes #486
2024-05-18 13:01:48 +02:00
Stéphane Lesimple
d70e4c2974
fwdb: update to v296+i20240514+988c
2024-05-18 13:01:48 +02:00
Stéphane Lesimple
4e29fb5a21
fix: ucode_platformid_mask is hexa ( fixes #485 )
2024-02-15 17:27:12 +01:00
Stéphane Lesimple
97f4d5f2bc
feat(reptar): add detection and mitigation of Reptar
2024-01-09 15:38:16 +01:00
Stéphane Lesimple
9b7b09ada3
fix(inception): continued mitigation detection
2023-08-25 18:50:53 +02:00
Stéphane Lesimple
dc6921a1ac
feat(inception): handle sysfs interface
2023-08-25 18:50:53 +02:00
Stéphane Lesimple
44223c5308
fix: bsd: kernel version detection
2023-08-11 18:41:35 +02:00
Stéphane Lesimple
dbe208fc48
enh: downfall: detect kernel mitigation without sysfs
2023-08-11 18:10:27 +02:00
Stéphane Lesimple
aca4e2a9b1
enh: move root warning to the bottom
2023-08-11 18:10:27 +02:00
Stéphane Lesimple
ba0daa6769
feat: downfall: add kernel soft mitigation support check
2023-08-10 11:14:40 +02:00
Stéphane Lesimple
8ba3751cf7
fwdb: update to latest Intel ucode versions
2023-08-09 10:35:08 +02:00
Stéphane Lesimple
d013c0a7d2
doc: add kernel src as additional ucode version source
2023-08-01 10:22:15 +02:00
Stéphane Lesimple
cbe8ba10ce
fix: inteldb: cpuid 0x00090660 and 0x000A0680
2023-07-30 13:21:38 +02:00
Stéphane Lesimple
9c2587bca5
enh: when CPUID can't be read, built it by ourselves
2023-07-30 12:21:12 +02:00
Stéphane Lesimple
2a5ddc87bf
feat: add Intel known affected processors DB
2023-07-30 12:21:12 +02:00
Stéphane Lesimple
2ef6c1c80e
enh: factorize file download func
2023-07-28 20:03:16 +02:00
Stéphane Lesimple
3c224018f4
chore: update disclaimer and FAQ
2023-07-28 20:03:16 +02:00
Stéphane Lesimple
b8f8c81d51
release v0.46
2023-07-26 18:07:02 +02:00
Stéphane Lesimple
f34dd5fa7b
enh: assume CPU is immune to Zenbleed regardless of vendor except AMD
...
This contradicts our usual "if we don't know, consider vulnerable" motto,
but as this vuln is extremely specific (which is not the case for the Spectre
range of vulnerabilities, for example), this is the correct approach here.
2023-07-26 17:54:44 +02:00
Stéphane Lesimple
c0869d7341
enh: zenbleed: give a manual mitigation in --explain
2023-07-26 16:38:02 +02:00
Stéphane Lesimple
e99a548dcc
fix: fms2cpuid was incorrect for families > 0xF
2023-07-26 14:33:11 +02:00
Stéphane Lesimple
3d475dfaec
feat: fwdb: add linux-firmware as AMD source, update fwdb accordingly
2023-07-26 13:57:05 +02:00
Stéphane Lesimple
cba5010c2a
chore: fix typo
2023-07-26 13:57:05 +02:00
Stéphane Lesimple
c5661f098f
enh: add --explain text for Zenbleed
2023-07-26 10:56:45 +02:00
Stéphane Lesimple
6844c01242
enh: add zenbleed support to the --variant option
2023-07-26 10:46:38 +02:00
Stéphane Lesimple
9bb79a18eb
feat: add Zenbleed (CVE-2023-20593) and update fwdb to v270+i20230614
2023-07-25 17:54:59 +02:00
Stéphane Lesimple
6a61df200e
update: fwdb to v266+i20230512
2023-05-13 10:27:03 +02:00
Stéphane Lesimple
a2843575be
fix: docker: adding missing utils ( fixes #433 )
2023-02-24 21:35:55 +01:00
Stéphane Lesimple
48abeb5950
fix: bad exitcode with --update-fwdb due to trap exit
2023-02-24 20:57:43 +01:00
Stéphane Lesimple
3c988cc73a
fix: rewrite SQL to be sqlite3 >= 3.41 compatible
...
closes #443
2023-02-24 20:54:40 +01:00
Stéphane Lesimple
b68ebe67f2
fix: fwdb: ignore MCEdb versions where an official Intel version exists ( fixes #430 )
2022-03-30 09:10:55 +02:00
Stéphane Lesimple
a6c943d38f
release v0.45
2022-03-27 12:41:17 +02:00
Stéphane Lesimple
dd162301ff
chore: update fwdb to v222+i20220208
2022-03-27 12:38:44 +02:00
Stéphane Lesimple
5f6471d9a4
feat: set default TMPDIR for Android ( #415 )
2022-03-27 12:31:05 +02:00
Stéphane Lesimple
2a5b965b98
feat: add --allow-msr-write, no longer write by default ( #385 ), detect when writing is denied
2022-03-24 12:37:19 +01:00
Stéphane Lesimple
ee266d43b7
chore: fix indentation
2022-03-21 22:22:33 +01:00
Stéphane Lesimple
b61baa90df
feat: bsd: for unimplemented CVEs, at least report when CPU is not affected
2022-03-21 22:22:33 +01:00
Stéphane Lesimple
a98d92f8bc
chore: wording: model not vulnerable -> model not affected
2022-03-21 22:22:33 +01:00
Stéphane Lesimple
b7c8c4115a
feat: implement detection for MCEPSC under BSD
2022-03-21 22:22:33 +01:00
Stéphane Lesimple
4e7c52767d
chore: update Intel Family 6 models
2022-03-21 22:22:33 +01:00
Stéphane Lesimple
8473d9ba6b
chore: ensure vars are set before being dereferenced (set -u compat)
2022-03-21 22:22:33 +01:00
Stéphane Lesimple
0af4830224
fix: is_ucode_blacklisted: fix some model names
2022-03-21 22:22:33 +01:00
Stéphane Lesimple
81a4329d71
feat: add --cpu, apply changes to (read|write)_msr, update fwdb to v221+i20220208
2022-03-21 22:22:33 +01:00
Stéphane Lesimple
3679776f3c
chore: only attempt to load msr and cpuid module once
2022-03-21 22:22:33 +01:00
Stéphane Lesimple
ba131fcd2f
chore: read_cpuid: use named constants
2022-03-21 22:22:33 +01:00
Stéphane Lesimple
ae6bc31c2c
feat: hw check: add IPRED, RRSBA, BHI features check
2022-03-21 22:22:33 +01:00
Stéphane Lesimple
6d7a6b3666
feat: add subleaf != 0 support for read_cpuid
2022-03-21 22:22:33 +01:00
Stéphane Lesimple
16f2160be5
chore: fwdb: update to v220+i20220208
2022-03-17 19:39:39 +01:00
Stéphane Lesimple
580549812a
fix: retpoline: detection on 5.15.28+ ( #420 )
2022-03-17 19:25:24 +01:00
Stéphane Lesimple
a485c7882a
doc: readme: make the FAQ entry more visible
2021-05-25 13:22:54 +02:00
Stéphane Lesimple
7d13f7a0ef
doc: add an FAQ entry about CVE support
2021-05-25 13:17:03 +02:00
Stéphane Lesimple
226b2375ab
chore: speculative execution -> transient execution
2021-05-25 12:39:51 +02:00
Stéphane Lesimple
052a3e66d1
doc: more FAQ and README
2021-05-25 12:31:30 +02:00
Stéphane Lesimple
05d862709d
fix: has_vmm false positive with pcp
...
Fix by matching the full procname with pgrep (-x),
so that the 'pmdakvm' process doesn't match.
Closes #394
2021-05-25 12:31:07 +02:00
Stéphane Lesimple
3846913899
fix: refuse to run under MacOS and ESXi
2021-05-24 22:42:23 +02:00
Stéphane Lesimple
a87ace1f98
doc: add an FAQ.md and update the README.md accordingly
2021-05-24 22:27:46 +02:00
Stéphane Lesimple
0ba71a443e
fix: mcedb: v191 changed the MCE table format
...
Also update the builtin db to v191+i20210217
Closes #400
2021-05-24 12:55:44 +02:00
Stéphane Lesimple
3a486e9985
arm64: variant 4: detect ssbd mitigation from kernel img, system.map or kconfig
2021-04-02 15:38:31 +02:00
Stéphane Lesimple
23564cda5d
fix: variant4: added case where prctl ssbd status is tagged as 'unknown'
2021-04-02 15:38:31 +02:00
Stéphane Lesimple
0ea21d09bd
fix: extract_kernel: don't overwrite kernel_err if already set
...
Fixes #395
2021-04-02 15:33:02 +02:00
Stéphane Lesimple
08e30e156d
chore: readme: framapic is gone, host the screenshots on GitHub
2021-02-22 21:22:11 +01:00
Stéphane Lesimple
4ec3154be0
chore: replace 'Vulnerable to' by 'Affected by' in the hw section
...
This seems to be less confusing, suggested by #356
2020-11-10 18:56:25 +01:00
Stéphane Lesimple
843f26630d
feat: arm: add Cortex A77 and Neoverse-N1 ( fixes #371 )
2020-11-10 18:36:42 +01:00
Stéphane Lesimple
7fc2ec65b9
bump to v0.44
2020-11-09 18:41:43 +01:00
Stéphane Lesimple
c8cdfd54da
chore: fwdb: update to v165.20201021+i20200616
2020-11-08 21:25:18 +01:00
Stéphane Lesimple
f0c33c7a32
fix: fwdb: use the commit date as the intel fwdb version
...
fixes #379
2020-11-08 21:25:18 +01:00
Stéphane Lesimple
9e874397da
chore: fwdb: update to v163.20200930+i20200904
2020-10-05 20:06:49 +02:00
Stéphane Lesimple
76cb73f3cb
fix: fwdb: update Intel's repository URL
2020-10-05 20:06:49 +02:00
Stéphane Lesimple
90f23d286e
chore: update fwdb to v160.20200912+i20200722
2020-09-14 21:45:09 +02:00
Stéphane Lesimple
e41e311a7f
feat: add zstd kernel decompression ( #370 )
2020-09-14 21:42:55 +02:00
Stéphane Lesimple
1f75f01630
fwdb: update MCEdb to v148 & Intel firmwares to 2020-04-27
2020-06-13 18:11:12 +02:00
Stéphane Lesimple
14a53b19da
chore: add CVE to the README
2020-06-10 00:07:14 +02:00
Stéphane Lesimple
d8f0ddd7a5
chore: fix indentation
2020-06-10 00:07:14 +02:00
Stéphane Lesimple
cb6d139629
chore: tests: now expect 15 CVEs instead of 14 (fix)
2020-06-09 22:56:25 +02:00
Stéphane Lesimple
7e2db09ed9
chore: tests: now expect 15 CVEs instead of 14
2020-06-09 22:51:50 +02:00
Stéphane Lesimple
33cf1cde79
enh: arm: add experimental support for binary arm images
2020-06-06 17:29:32 +02:00
Stéphane Lesimple
4a3006e196
fix: arm64: cve-2017-5753: kernels 4.19+ use a different nospec macro
2020-06-06 17:29:32 +02:00
Stéphane Lesimple
36f98eff95
fwdb: update MCEdb to v147 & Intel firmwares to 2020-04-27
2020-05-31 13:03:58 +02:00
Stéphane Lesimple
3beefc2587
enh: rsb filling: no longer need the 'strings' tool to check for kernel support in live mode
2020-03-10 22:29:54 +01:00
Stéphane Lesimple
27c36fdb80
fwdb: update to v135.20200303+i20200205
2020-03-10 22:29:39 +01:00
Stéphane Lesimple
7d2a510146
chore: update fwdb to v132.20200108+i20191124
2020-02-01 18:58:25 +01:00
Stéphane Lesimple
a1a35c9b35
chore: github: add check run on pull requests
2020-01-10 13:19:36 +01:00
Stéphane Lesimple
eec77e1ab9
fix: fwdb update: remove Intel extract tempdir on exit
2019-12-10 20:21:52 +01:00
Stéphane Lesimple
5633d374de
fix: has_vmm: ignore kernel threads when looking for a hypervisor ( fixes #278 )
2019-12-10 19:10:45 +01:00
Stéphane Lesimple
a343bccb49
bump to v0.43
2019-12-08 15:37:17 +01:00
Stéphane Lesimple
1f604c119b
fix var typo
2019-12-08 15:25:54 +01:00
Stéphane Lesimple
bfed3187a6
fix: variant3a: Silvermont CPUs are not vulnerable to variant 3a
2019-12-08 14:39:31 +01:00
Stéphane Lesimple
0cd7e1164f
feat: detect vanilla 5.4+ locked down mode
2019-12-06 23:03:36 +01:00
Stéphane Lesimple
71129d6b48
fix: tsx: rtm feature bit is in EBX(11)
2019-12-02 19:07:10 +01:00
Stéphane Lesimple
6e799e8b01
fix: mcepsc: fix logic error on non-speculative CPUs that prevented detection of MCEPSC immunity
2019-11-25 23:03:04 +01:00