mirror of
https://github.com/speed47/spectre-meltdown-checker.git
synced 2026-04-07 09:13:20 +02:00
fix: CVE-2020-0543 (SRBDS): microcode mitigation misdetected (#492)
built from commit 41251d8e51ec7fcff6025bf772ae8b6778d0c641 dated 2026-04-06 00:58:49 +0200 by Stéphane Lesimple (speed47_github@speed47.net)
This commit is contained in:
@@ -13,7 +13,7 @@
|
|||||||
#
|
#
|
||||||
# Stephane Lesimple
|
# Stephane Lesimple
|
||||||
#
|
#
|
||||||
VERSION='26.28.0405949'
|
VERSION='26.28.0405957'
|
||||||
|
|
||||||
# --- Common paths and basedirs ---
|
# --- Common paths and basedirs ---
|
||||||
readonly VULN_SYSFS_BASE="/sys/devices/system/cpu/vulnerabilities"
|
readonly VULN_SYSFS_BASE="/sys/devices/system/cpu/vulnerabilities"
|
||||||
@@ -4586,11 +4586,11 @@ check_cpu() {
|
|||||||
read_msr $MSR_IA32_MCU_OPT_CTRL
|
read_msr $MSR_IA32_MCU_OPT_CTRL
|
||||||
ret=$?
|
ret=$?
|
||||||
if [ $ret = $READ_MSR_RET_OK ]; then
|
if [ $ret = $READ_MSR_RET_OK ]; then
|
||||||
if [ "$ret_read_msr_value" = "0000000000000000" ]; then
|
if [ "$((ret_read_msr_value_lo >> 0 & 1))" = 0 ]; then
|
||||||
#SRBDS mitigation control exists and is enabled via microcode
|
#SRBDS mitigation control exists and is enabled via microcode (RNGDS_MITG_DIS bit is 0)
|
||||||
cap_srbds_on=1
|
cap_srbds_on=1
|
||||||
else
|
else
|
||||||
#SRBDS mitigation control exists but is disabled via microcode
|
#SRBDS mitigation control exists but is disabled via microcode (RNGDS_MITG_DIS bit is 1)
|
||||||
cap_srbds_on=0
|
cap_srbds_on=0
|
||||||
fi
|
fi
|
||||||
else
|
else
|
||||||
|
|||||||
Reference in New Issue
Block a user